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Abstract
This paper addresses the underlying sources of per-
formance degradation (e.g. latency, overhead, and
starvation) and the diﬃculties of programmer produc-
tivity (e.g. explicit locality management and schedul-
ing, performance tuning, fragmented memory, and syn-
chronous global barriers) to dramatically enhance the
broad eﬀectiveness of parallel processing for high end
computing. We are developing a hierarchical threaded
virtual machine (HTVM) that deﬁnes a dynamic, mul-
tithreaded execution model and programming model,
providing an architecture abstraction for HEC system
software and tools development. We are working on
a prototype language, LITL-X (pronounced “little-X”)
for Latency Intrinsic-Tolerant Language, which pro-
vides the application programmers with a powerful set
of semantic constructs to organize parallel computa-
tions in a way that hides/manages latency and limits
the eﬀects of overhead. This is quite diﬀerent from lo-
cality management, although the intent of both strate-
gies is to minimize the eﬀect of latency on the eﬃciency
of computation. We will work on a dynamic compila-
tion and runtime model to achieve eﬃcient LITL-X
program execution. Several adaptive optimizations will
be studied. A methodology of incorporating domain-
speciﬁc knowledge in program optimization will be stud-
ied. Finally, we plan to implement our method in an
experimental testbed for a HEC architecture and per-
form a qualitative and quantitative evaluation on se-
lected applications.
1 Introduction
With the rapid increase in both the scale and com-
plexity of scientiﬁc and engineering problems, the com-
putational demands grow accordingly. Breakthrough-
quality scientiﬁc discoveries and optimal engineering
designs often rely on large scale simulations on High-
End Computing (HEC) systems with performance re-
quirement reaching peta-ﬂops and beyond. However,
current HEC systems lack system software and tools
optimized for advanced scientiﬁc and engineering work
of interest, and are extremely diﬃcult to program and
to port applications to. Consequently, applications
rarely achieve an acceptable fraction of the peak ca-
pability of the system.
To radically improve this situation, the following
key features are expected to be supported in the fu-
ture HEC systems: (1) Architecture support for coarse-
and/or ﬁne-grain multithreading at enormous scale (up
to millions of threads). (2) Architecture support for
runtime thread migration, and (3) Architecture sup-
port for large shared address space across nodes. These
features can be observed in the IBM Bluegene L [6]
and Cyclops architectures [5], Processor-In-Memory-
based architectures [17], ﬁne-grain multithreaded ar-
chitectures like HTMT [10] and CARE [14].
In this paper, we propose a hierarchical threaded vir-
tual machine (HTVM) that deﬁnes a dynamic, multi-
threaded execution model, which provides an architec-
ture abstraction for HEC system software and tools de-
velopment. A corresponding programming model will
eﬃciently exploit the ability of the execution model by
users. We will perform research on programmingmodel
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and language issues, continuous compilation and run-
time software that are critical to enable the dynamic
adaptation of the HEC system. We propose a method
to enable domain-expert knowledge input and exploita-
tion, and runtime performance monitoring mechanism
to support the above continuous compilation. Finally,
we report the current status of the implementation,
performance analysis, and evaluation of the proposed
methods under an experimental HEC system software
testbed.
2 An Overview of the Hierarchical
Threaded Virtual Machine Model
This section gives our overall vision on the HEC
system software/tools. A major challenge is to accom-
modate dynamic adaptivity in the design due to the
complex and dynamic nature of ultra-large scale HEC
applications and machines. Under a real HEC pro-
gram execution scenario, millions of threads at various
levels in the thread hierarchy may be generated and
executed at diﬀerent time and places in the machine.
Each thread should be mapped to a desirable physi-
cal thread unit when resources become available and
dependences are resolved. We identify four classes of
adaptivity critical to the performance of the system:
• Loop parallelism adaptation. Scientiﬁc appli-
cations tend to have computation-intensive kernels
consisting of loop nests. Exploitable parallelism in
a loop nest, and the grain size of the parallelism,
are runtime dependent on the machine resource
availability and data locality, which change more
drastically in a highly threaded environment with
deep memory hierarchy.
• Dynamic load adaptation. The computation
load may become unbalanced and a large number
of threads may need to migrate to balance the load
of the machine.
• Locality adaptation. Data objects may need
to migrate, and copies be generated and moved
in the memory hierarchy to achieve high locality,
while copy consistency needs to be preserved.
• Latency adaptation. The deep memory hier-
archy usually found in an HEC machine makes
the memory access latencies vary more drastically
during the execution, depending on the locality
of references, the number of concurrent accesses,
and the available memory bandwidth. The system
needs dynamically adapt to such variations.
A main task of our research is to study the key sys-
tem software technologies that support the above dy-
namic adaptiveness of the HEC system. Fig. 1 shows
our overall system software architecture. At the core is
a Hierarchical Threaded Virtual Machine(HTVM) ex-
ecution model that features dynamic multi-level mul-
tithreaded execution. HTVM includes three compo-
nents: a thread model, a memory model and a syn-
chronization model. This design focuses on adaptiv-
ity features, as will be discussed in detail in Section 3.
The functionalities of HTVM will be supported and ex-
plored through the HTVM parallel programming lan-
guage (called LITL-X), compiler and runtime software.
The compiler has two parts: a static part and a dy-
namic part. As shown in Fig. 1, the dynamic compiler
is responsible for the adaptation of loop parallelism,
dynamic load, locality and latency. Since the dynamic
compiler closely interacts with the runtime system and
will be called during the execution of the HEC applica-
tions, its functionality extends smoothly to the runtime
system as well, as indicated by the boxes that span
across the dynamic compiler and the runtime system.
To take advantage of the adaptivity features of
HTVM more eﬀectively, a domain-experts knowledge
base is provided. Domain-speciﬁc knowledge is ex-
pressed as scripts, which give speciﬁc annotations to
the source of the HEC applications to guide the com-
pilation process of the static compiler. To assist adap-
tivity, a system of structured hints guides the dynamic
compiler for selection and completion of the partial
schedules generated by the static compiler, and for se-
lection of runtime algorithms, based on the dynamic
facts such as memory access patterns found by a run-
time performance monitor during the execution of the
HEC applications. The ﬂow of the mapping process of
an HEC application under our proposed research soft-
ware and tools is indicated by the big shaded arrows
in Fig. 1. The components of the software infrastruc-
ture have been annotated by the corresponding sec-
tion numbers. The HTVM compilation and execution
process is an iterative process with the assistance of a
feedback process as shown in the ﬁgure.
3 Hierarchical Multithreading: Pro-
gramming Model and System Soft-
ware
3.1 A Hierarchical Threaded Virtual Ma-
chine Model
One of our primary objectives is to deﬁne the hi-
erarchical threaded virtual machine (HTVM). We ﬁrst
outline our research in the HTVM execution model,
which consists of a thread model, a memory model and
Figure 1. An Overview of the Proposed HEC Software/Tools
a synchronization model. We then outline research is-
sues and tasks for HTVM programming model.
3.1.1 HTVM Execution Model
A novel aspect of our HTVM model is to provide a
smooth and integrated abstraction that directly rep-
resents these thread levels and provides an integrated
thread hierarchy. We will target future HEC architec-
tures - they provide rich hardware support for a hier-
archy of threads at diﬀerent grain levels, as discussed
earlier.
Intuitively, the following levels of threads are to be
deﬁned under HTVM.
• Large-Grain Threads (LGTs) under
HTVM. Large-grain threads are a universally
supported feature of many HEC architectures.
These threads normally perform a substantial
computation task, building up their state, of
considerable “weight”, during the course of their
execution. There is usually considerable cost as-
sociated with such a coarse thread invocation and
management, even with architectural support.
Examples of LGTs are the high-weight threads
under Cascade architecture [4] or coarse-grain
threads under PERCS architecture [1], and the
threads under Cyclops-64 TiNy threadTM [7].
• Small-Grain Threads (SGTs) under
HTVM: Small-grain threads are another
feature of certain HEC architectures interested
in this proposal. These threads normally expect
to perform a much smaller computation task,
building some state but with substantial less
“weight”. Therefore, cost of their invocation
and management is much lower when comparing
with large-grain threads. An example of SGTs is
the threaded function calls under CILK [9] and
EARTH[19], parcels under HTMT [10] and Cas-
cade [4], and asynchronous calls being considered
under PERCS [1].
• Tiny-Grain Threads (TGTs) under HTVM:
threads with much lighter weight than SGTs will
be supported in some future HEC architectures.
The partition of TGTs and their resource usage
(e.g., registers) are done by automatic thread par-
titioning [18]. Examples of TGTs include ﬁbers
under EARTH [19] and strands under CARE [14].
An important research task is to provide a solid def-
inition and speciﬁcation of the three levels of threads
under a uniﬁed thread hierarchy. The speciﬁcation
needs to be general enough to capture the features of
a family of future HEC architectures to ensure porta-
bility, while simple enough for compiler and/or pro-
grammers to generate eﬃcient code, and to facilitate
runtime optimization.
Figure 2. A Case Study of Hierarchical Thread Execution Model: Large Scale Simulation of Brain
Neuron Networks
Our current plan is: An LGT has its own private
memory space, and all LGTs share a global address
space. A group of SGTs invoked from an LGT will see
the private memory of the LGT. An SGT invocation
will have its own private frame storage, where its local
state is stored. The TGTs within an SGT will share
the frame storage of the enclosing SGT invocation, but
may communicate eﬃciently by using registers under
the compiler control. To illustrate our thoughts, Figure
2 shows a mapping of the computation of a multi-level
neural system simulation onto our HTVM hierarchy of
threads. We hope the ﬁgure should be self-explanatory.
3.2 Parallel Programming Model and
LITL-X
For developing the parallel programming model for
HTVM, we leverage our own experience in partici-
pating recent on-going research on new parallel pro-
gramming models and languages such as the language
proposal X10 under the IBM PERCS project [2] and
Chapel under the Cray Cascade project [4]. All are
seeking a potential alternative programming model
that is more aggressive in addressing the combined
challenges of latency and overhead.
To be more concrete, We are working on a prototype
language, LITL-X (pronounced “little-X”) for Latency
Intrinsic-Tolerant Language, which provides the appli-
cation programmers with a powerful set of semantic
constructs to organize parallel computations in a way
that hides/manages latency and limits the eﬀects of
overhead. This is quite diﬀerent from locality man-
agement, although the intent of both strategies is to
minimize the eﬀect of latency on the eﬃciency of com-
putation. Locality management attempts to avoid la-
tency events by aggregating data for local computation
and reducing large message communications. Latency
management attempts to hide latency by overlapping
communications with computation.
LITL-X will incorporate the following classes of par-
allel constructs for latency tolerance and overhead re-
duction:
• Coarse-grain multithreading, with thread context-
switching built in the application’s instruction
stream (rather than in the operating system) for
keeping the processors busy in the presence of re-
mote requests. This is connected to the LGT un-
der HTVM.
• Parcel(intelligent messages)-driven split-
transaction computation [17], to reduce com-
munication and to enable the moving of the
work to the data (when it makes sense). This is
connected to the SGT under HTVM.
• Futures [11] for eager producer-consumer comput-
ing, with eﬃcient localized buﬀering of requests at
the site of the needed values. This is connected to
the TGT under HTVM.
• Percolation [12] of program instruction blocks and
data at the site of the intended computation, to
eliminate waiting for remote accesses, which are
determined at run time prior to actual block exe-
cution.
• Synchronization constructs for data-ﬂow style op-
erations, as well as atomic blocks of memory oper-
ations.
3.3 System Software: Compiler and Run-
time Solutions
In this section, we describe how the compiler and
runtime software to address the challenges of eﬃcient
execution under the HTVM model. Our solution is
moving from static analysis and optimization toward a
hybrid scheme, combining both static compilation and
runtime adaptation. The compiler and the runtime
system software are intimately connected under our
adaptive/continuous compilation strategy, where some
key functions of runtime system software can also be
viewed as an extension of the compiler. As mentioned
in Section 2, the HTVM system software addresses four
types of runtime adaptation: loop parallelism adap-
tation, dynamic load adaptation, locality adaptation,
and latency adaption. In this paper, we take the loop
multithreading and parallelism adaptation as an ex-
ample to illustrate how the system software should be
designed.
Scientiﬁc applications heavily rely on loop nests to
compute their results. Often, more than 90% of the
execution time is spent on some computation-intensive
kernels composed of loop nests. It is of extreme impor-
tance to schedule these loops eﬀectively to improve the
overall performance of the application. Loop schedul-
ing on a parallel distributed system can be broadly di-
vided into two classes: static and dynamic scheduling.
Static scheduling tends to cause load imbalance, since
the exploitable parallelism, and the grain size of the
parallelism, vary with the machine resource availabil-
ity, data distribution and the latency of memory ac-
cesses, especially in the context of the highly dynamic
and threaded HEC machines. Consequently, dynamic
scheduling has been developed and shown promising
performance improvement.
The dynamic loop scheduling methods, however,
target only Thread-Level Parallelism (TLP). In con-
trast, there is another important technology, namely,
software pipelining, aims to exploit Instruction-Level
Parallelism (ILP) from loops. Software pipelining is
a most widely and successfully used loop paralleliza-
tion technique for existing microprocessor architectures
(e.g. VLIW or superscalar architectures) [13]. Tradi-
tionally, software pipelining is mainly applied to the
innermost loop of a given loop nest. Recently we have
introduced a new approach, called Single-dimension
Software Pipelining (SSP) [16],to software pipeline a
loop nest at an arbitrary loop level with desirable op-
timization objectives such as data locality and/or par-
allelism. The SSP method has been successfully tested
on a uniprocessor architecture (Intel IA-64 architec-
ture) and shows signiﬁcant performance improvement.
In this research, we will further extend SSP from
single-processor single-thread environments to multi-
processor multithreading environments, by combining
the strength of software pipelining (a static scheduling)
and dynamic scheduling. The basic approach can be
described as follows: First choose the most proﬁtable
loop level [16], which may have its own inner loops and
therefore a loop nest itself. This loop level is software
pipelined ﬁrst. After that, the software pipelined code
is partitioned into threads, each thread composed of
several iterations of the selected loop level. The ap-
proach is unique in that it exploits instruction-level
and thread-level parallelism simultaneously.
There are several issues we need to study: (1) What
is the performance and cost model for such partition
of the software pipelined code into threads? (2) How
to integrate this approach with runtime optimization?
Software pipelining uses a machine resource model, in-
cluding the memory access latencies, to scheduling the
loop. The available resources and actual memory ac-
cess latencies, however, are runtime dependent in an
HEC machine, as explained before. (3)What seman-
tics constructs can be provided in LITL-X speciﬁcally
for SSP and multi-threading? For example, a pragma
may be presented to indicate the most beneﬁcial loop
level, or indicate the scheduling strategies. The static
compiler acts according to the pragma and generates
some (partial) schedules, and stores this pragma as a
structured hint in appropriate format if it is dependent
on runtime statistics.
4 Eﬃcient Interaction between Appli-
cations and System Software
In this section, we outline the solution strategies for
the eﬃcient interaction between applications and sys-
tem software. There are two important aspects: the
ﬁrst is developing the methods, models, and tools to
facilitate mapping complex domain application codes
to the HTVM model; the second is developing a mon-
itoring methodology and interface that will help the
adaptive compiler and runtime system to optimize ex-
ecution and resource utilization on the ﬂy.
4.1 Domain-Speciﬁc Knowledge Input to
System Software
Today, it is a widely accepted belief that some ultra-
large scale scientiﬁc applications targeted by the HEC
machines are so complex that eﬃcient mapping of such
applications to the architecture will require application
scientists/programmers who are domain experts. The
gap between expressions of domain-speciﬁc computa-
tions and expressions tailored to eﬃcient execution on
a given system architecture is widening. Domain ex-
perts are and will continue to be challenged to write
high performance codes.
Figure 3. Mapping pNeocortex to system
software
HTVM embodies a model that we believe expresses
eﬀectively the low-level idioms and interfaces required
by future ultra-large scale computing platforms. But
programming at the HTVM level will require expertise
well outside the domain of typical application special-
ists. To bridge this gap with as little compromise as
possible we present a layered architecture that we will
implement manually ﬁrst, with an eye toward later au-
tomation as relevant technologies mature. Fig.3 illus-
trates the basic idea as it has evolved in the context of
the EARTH project [19] and a particular application: a
simulation of electrical activity in the neocortex. With
the assistance from the domain speciﬁc knowledge em-
bedded in the neocortex simulation, a test model of the
PGENESIS neocortex is designed and the code map-
ping and optimization on the EARTH base program-
ming model and runtime system software are under the
guidance of the domain experts’ knowledge. It shows
the progression from a domain-speciﬁc script-based de-
scription of a simulation to HTVM code. The domain
expert’s knowledge is built into the script language
and/or idiomatic modules that augment the script or
other programming language. Pseudo-code distills the
simulation down to its key structural and computa-
tional components, and includes hints to be used to
guide optimization. This code is then translated to run
on the HTVM. The resulting code is ready for compi-
lation and execution.
Guidance from the application programmer, and
more generally available from domain-speciﬁc idioms
and algorithms used explicitly or implicitly by the ap-
plication programmer, must be passed to the adaptive
compiler, runtime system, and monitoring system to
enable them to eﬃciently optimize the execution of
the code. We plan to deﬁne and implement a system of
structured hints to capture and apply the combined ex-
pertise of the domain specialist and the compiler. Our
notion of structured hints embodies the idea that the
compiler and the domain expert can collaborate to re-
duce the number of possible optimization strategies to
a modest and manageable set of options which are most
likely to produce high performance code in the context
of a complex and adaptive system architecture.
• The compiler will identify points in the code which
present the potential for optimization, but for
which it has insuﬃcient information to proceed on
its own.
• The domain expert, led by the structured list of
opportunities generated by the compiler, will add
priorities and rules to this list of opportunities that
will aid the compiler and runtime to streamline
code execution.
The resulting organized and expertly culled guide to
optimization, the structured hints, includes data struc-
tures, dependencies, weights, and rules. In addition to
focusing the compilers attempts at optimization, the
resulting structured hints will be an integrated part
of our Program/Execution Knowledge Database, pro-
viding the runtime system with an informed and tai-
lored set of options around which to make its choices.
Each hint can be expressly targeted at some part of the
execution model: the adaptive compiler, the runtime
system, or monitoring system. For example, informed
choices about which pieces of the code to instrument,
and how, will become part of the metric suite used by
the adaptive compiling and runtime system to adjust
resource allocation and compilation strategy during ex-
ecution. As another example, the domain expert can
identify critical parameters to be adjusted by the com-
piler for its adaptive optimizations, thereby narrowing
the parameter space to be searched. Without reference
to the underlying hardware architecture, or even to the
HTVM software architecture, the hints must address,
in a general way, issues of: 1) data locality, 2) moni-
toring priorities, 3) data access patterns, and 4) com-
putation patterns. These will be mapped directly to
speciﬁc actions, weighting schemes, and optimization
strategies in the HTVM system software.
4.2 Monitoring of Application Execution
The adaptive compile and runtime system will re-
quire feedback derived from the execution and resource
allocation monitoring. The hints discussed in the pre-
vious subsection will drive both static and dynamic
optimizations of the program execution. In this later
context, they will provide the system with guidance on
degrees of freedom most likely to aﬀect performance,
likely bottlenecks in the code, unpredictable aspects of
data locality and computational work patterns to steer
monitoring resources to develop heuristic models.
Our plan is to implement a hint schema that is fed
by the application programming and domain-expert in-
teractions. It will be used by various stages of the code
translation process, the HTVM system, and the run-
time monitoring system.
5 Infrastructure and Experimentation
Plan and Status
In this section, we report the current status of
the implementation and experimentation of the system
software and tools.
5.1 The Infrastructure of an Experimen-
tal Testbed
For the implementation and experimental study of
the HTVM system software, we continue to develop
and reﬁne our software infrastructures. As the start-
ing point, we choose the system software infrastruc-
ture for IBM Cyclops-64 cellular architecture, a peta-
ﬂops supercomputing chip-multithreaded architecture
under development at IBM Research Laboratory, fea-
tured with 160 thread units and a number of memory
modules interconnected by a high speed on-chip inter-
connection network [8]. We will leverage an system
software infrastructure and tool-chain for this archi-
tecture being developed jointly by a collaborative ef-
fort between ETI and CAPSL at University of Delware.
The system software infrastructure includes a runtime
system for a threaded virtual machine at LGT level,
a thread communication and synchronization library,
a OpenMP compiler and runtime system, a function-
accurate simulator, a cycle-accurate simulator, a Gcc-
based compiler, the binary utilities (assembler, linker,
etc.), and the libraries (e.g. libc/libm). We also con-
tinue develop the EARTH and CARE software infras-
tructure at SGT and TGT levels. We have re-targeted
the Open64 compilation infrastructure from the 64-bit
Intel IA-64 architecture to the 32-bit Intel XScale em-
bedded architecture [3], and recently we have success-
fully implemented the SSP scheduling [16], register al-
location, and code generation [15] in this compiler.
Based on the above infrastructures, we are con-
structing an experimental testbed in the following way.
First we are modifying the current virtual machine that
is for large-grain threads under C64 software infras-
tructure, and implement the HTVM small-grain and
tiny-grain threads. Second we are implementing run-
time system software support for both, leveraging our
experience with the EARTH and CARE software in-
frastructures. Third, we are extending and modifying
the function-accurate simulator to include the support
of relevant architecture features. We are also extend-
ing the above runtime system, compiler and simula-
tor to implement the algorithms developed during this
research for continuous compilation and runtime opti-
mization, as introduced in Section 3.3.
5.2 Experimentation Plan and Status
The primary goal of the experimentation is to val-
idate the proposed HEC system software and tools
in addressing the needs of selected HEC applications.
Have we created a practical methodology, ultimately
amenable to automation, that enables eﬃcient applica-
tion programming by domain experts while producing
codes that perform well? We have selected two codes
for our study: the computational neuroscience, which
simulates large networks of biological neurons, and the
ﬁne grain molecular dynamics, which simulates rela-
tively modest sized molecules, a single protein or pro-
tein complex in water with multiple ion species. Both
codes are representative HEC applications, therefore
they are important for the research and development
of HTVM execution model, programming model, and
system software.
Our proposed experimental methodology comprises
ﬁve major tasks enumerated below. We will use our
Neuroscience code to blaze the trail and follow the task
list for the molecular dynamics code with a delay. In
this way we will begin the development and testing of
the process and tool set with one code, and use the
second code to validate the process and provide oppor-
tunity for reﬁnement.
• Instrument and characterize the application codes
on existing machines to establish base performance
properties.
• Develop performance models for each code in
terms of the proposed HTVM model.
• Develop a new implementation of each code to use
the proposed HTVM model using the application
mapping methodology.
• Validate on the simulation testbed.
• Project performance and impact of the proposed
new HEC software and tools.
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